

What is claimed is:

1. A method for disabling clocks to at least one processor core of a plurality of processor cores comprising:

5 calculating an executing core limit based at least in part on a workload;
 executing an n number of available threads, wherein n is an integer,
 enabling an m number of processor cores, wherein m is an integer and is less than or
equal to n, the number of available threads.

2. The method of claim 1 wherein disabling clocks to at least one processor during an idle
10 time period as the processor core waits for a memory operation.

3. The method of claim 1 wherein disabling clocks to at least one processor core results in
decreased power consumption.

4. The method of claim 1 wherein disabling clocks to at least one processor core allows for increasing the
15 operating frequency of that processor core.

20

5. A method for selecting a voltage and frequency operating point to at least one
processor core of a plurality of processor cores comprising:

25 predicting an activity level of a plurality of threads running on all of the plurality
of processor cores;

 enabling a subset of the plurality of processor cores based at least in part on the

activity level.

6. The method of claim 1 wherein the activity level is an executing core limit that is based at least in part on adhering to thermal power considerations.

5

[0029] 7. The method of claim 6 wherein the executing core limit is based at least in part on a formula, wherein N depicts the number of threads that have context; %E depicts the percentage executing time; and %M depicts the percentage memory reference time. and the formula is :

10 [0030] $\text{int } (N \times (\%E / (\%E + \%M)))$

15

20

8. A state diagram for a plurality of multi-core processors comprising:

25

A first state for a core without an assigned thread;

A second state for a queue to store cores with an assigned thread;

A third state for enabling the core to run a thread; and

30

A fourth state to disable a core.

9. The state diagram of claim 8 wherein the queue is a first in first out (FIFO)

5 queue.

10. The state diagram of claim 8 wherein the core transitions from a second state

10 to the third state if the number of enabled cores is less than an executing core limit.

[0031] 11. The state diagram of claim 10 wherein the executing core limit is based at least in
15 part on a formula, wherein N depicts the number of threads that have context; %E depicts
the percentage executing time; and %M depicts the percentage memory reference time.
and the formula is :

[0032]
$$\text{int } (N \times (\%E / (\%E + \%M)))$$

20 12. The state diagram of claim 8 wherein the core transitions from a third state

to the fourth state if the core is idle as it waits for completion of a memory operation.

25 13. A method for a state diagram for a plurality of multi-core processors comprising:

assigning a first state to a core without an assigned thread;

30 assigning a second state for a queue to store cores with an assigned thread;

comparing the number of enabled cores to an executing core limit, assigning a

third state for enabling the core to run a thread if the number of enabled

35 cores is less than the executing core limit; and

assigning a fourth state to disable a core.

14. The method of claim 13 wherein the queue is a first in first out (FIFO)

5

queue.

10

[0033] 15. The method of claim 13 wherein the executing core limit is based at least in part on a formula, wherein N depicts the number of threads that have context; %E depicts the percentage executing time; and %M depicts the percentage memory reference time. and the formula is :

15

[0034] $\text{int } (N \times (\%E / (\%E + \%M)))$

16. The state diagram of claim 13 wherein the core transitions from a third state to the fourth state if the core is idle as it waits for completion of a memory operation.

20

25

17. A system of multi-core processors comprising:

at least one multi-core processor coupled to a cache memory, and coupled

30

to at least two clockwise directional busses to receive requests and responses; and

a core rationing logic to manage the number of enabled cores to be less than or

equal to an executing core limit.

35

[0035] 18. The system of claim 17 wherein the executing core limit is based at least in part

on a formula, wherein N depicts the number of threads that have context; %E depicts the percentage executing time; and %M depicts the percentage memory reference time. and the formula is :

[0036] $\text{int} (N \times (\%E / (\%E + \%M)))$.

5

19. The system of claim 17 further comprises a system interface that contains:
a plurality of memory controllers for memory DIMMs;
a router logic to handle the interconnection links to other processor dies or I/O
subsystems; and
10 the core rationing logic.

20. The system of claim 17 further comprises at least two counter- clockwise directional
busses to receive requests and responses.

21. The system of claim 17 wherein the cache memory is a level three (L3)
15 memory with a plurality of independent memory banks.

20